

Design and Modeling of Low Power VLSI Systems

Part of the Advances in Computer and Electrical Engineering Book Series

Manoj Sharma (BVC, India), Ruchi Gautam (MyResearch Labs, Gr Noida, India) and Mohammad Ayoub Khan (Sharda University, India)

Description:

Very Large Scale Integration (VLSI) Systems refer to the latest development in computer microchips which are created by integrating hundreds of thousands of transistors into one chip. Emerging research in this area has the potential to uncover further applications for VLSI technologies in addition to system advancements.

Design and Modeling of Low Power VLSI Systems analyzes various traditional and modern low power techniques for integrated circuit design in addition to the limiting factors of existing techniques and methods for optimization through a research-based discussion of the technicalities involved in the VLSI hardware development process cycle.

Readers:

This book is a useful resource for researchers, engineers, and graduate-level students in computer science and engineering.

ISBN: 9781522501909

Release Date: June, 2016

Copyright: 2016

Pages: 300

Topics Covered:


- Integrated Circuits
- Low Power Benchmarking
- Low Power Circuit Design
- Low Power Modeling
- Power Optimization
- Routing Strategies
- Testing Methodologies

Hardcover +
Free E-Access:

\$205.00

E-Access +
Free Hardcover:

\$205.00



Order Information

Phone: 717-533-8845 x100

Toll Free: 1-866-342-6657

Fax: 717-533-8661 or 717-533-7115

Online Bookstore: www.igi-global.com



Table of Contents

Part I: Fundamental of Power Aware VLSI Design

Chapter 1:

Power dissipation fundamentals

Chapter 2:

Low Power Design Techniques: Classical and Beyond CMOS Era
Dr. Mohd Samar Ansari, (Aligarh Muslim University, India), Mr.
Shailendra Kumar Tripathi, (Malaviya National Institute of Technology,
Jaipur, Rajasthan, India)

Chapter 3:

Low power strategies for beyond Moore's law era: Low power device
technologies and materials
B Shivalal Patro, KIIT University, (Bhubaneswar, Odisha, India), Ms.
Vandana Rao, KIIT University (Bhubaneswar, Odisha, India)

Chapter 4:

Challenges and limitations of low power techniques: Low power
methodologies in analog and digital circuits
Ms. Vandana Rao, KIIT University (Bhubaneswar, Odisha, India), B
Shivalal Patro, KIIT University, (Bhubaneswar, Odisha, India)

Chapter 5:

Leakage Minimization in CMOS VLSI Circuits-A Brief Review
Dr. Saurabh Chaudhury, (NIT Silchar Assam, India)

Part II: Non-Traditional Low Power Methodologies

Chapter 6:

Contemporary Low Power Design Approaches
Lini Lee, (Multimedia University Cyberjaya, Selangor MY)

Chapter 7:

Low Power VLSI Circuit Design using Energy Recovery Techniques

V S Kanchana Bhaaskaran, (VIT University, Chennai, Tamil Nadu,
India)

Part III: Low Power Applications and Studies

Chapter 8:

State-of-the-art master slave flip-flop designs for low power VLSI
systems
kunwar, satish, manisha

Chapter 9:

Signal-Adaptive Analog-to-Digital Converters for ULP wearable and
implantable medical devices: A Survey
Nabi Sertac Artan, (New York Institute of Technology, New York, USA)

Chapter 10:

The Design of Ultra Low Power RF CMOS LNA in Nanometer
Technology
Kavyashree P, (Visvesvaraya Technological University, Bangalore,
Karnataka, India), Dr. Siva S Yellampalli P, (VTU Extension Centre,
UTL Technologies Ltd. Bangalore, Karnataka, India)

Chapter 11:

Low Power Arithmetic Circuit Design for multimedia applications:
Adder design
Senthil C Pari, (Multimedia University, Cyberjaya, Selangor D.E, MY)

Chapter 12:

Case study: System on a Chip for Electric Stimulation
Dr. Martha Salome Lopez, (Universidad de Monterrey, San Pedro
Garza Garcia, Nuevo Leon, MX, USA)

Chapter 13:

Energy Efficient Design of High Speed Communication System Using
Ultra Scale FPGA Architecture
Engr. Bhagwan Das, (University Tun Hussein Onn Malaysia (UTHM),
Johar, Malaysia), Prof. Mohammad Faiz Liew Abdullah, (University
Tun Hussein Onn Malaysia (UTHM), Johar, Malaysia)